ABSTRACT
INTRODUCTION
Nodal voltages and branch currents represents the information carried by any electric network. The former referred to "voltage domain circuits" whereas the latter are known as "current domain circuits". In recent years; as supply voltage and device threshold voltage reduction greatly affected the performance of voltage domain circuits, current mode circuits are becoming designer's interest. Current domain circuits show many unique and attractive properties over their voltage mode complements including higher speed, higher bandwidth, reduced distortion, low supply voltage requirements and lesser sensitivity to switching noise.
Several current mode comparison approaches are proposed [5] - [14] . The first CMOS continuous time current comparator was proposed in [5] . It consists of two cascode current mirrors but can't operate at high speeds and frequencies due to high output impedance. To overcome this problem a new circuit has been proposed [7] which uses inverter stage in feedback with source-follower stage. But the circuit shows dead band region for low values of currents, where input impedance is quite high and thus limits speed of operation.
The input and output impedances are further controlled by voltage-current feedback concept [12] , [14] ; where a resistive feedback is applied to a voltage amplifier, thus reducing impedances and improving speed performance. Current mirror concept again used in [15] ; where it uses improved Wilson current mirror for current comparison, but circuit suffers from higher power consumption and delay introduced by gain circuitry. 
COMPARATORS WITH HYSTERESIS
Z. Wang proposes current comparator with hysteresis [6] shown in fig 2. It uses three current sources namely "I 1 ", "I 2 " and "I hy ". I 1 and I 2 are input currents to be compared whereas amount of hysteresis generated decided by current I hy . [6] This circuit suffers from some major operational problems such as; functionality depends on the digital levels generated at node "A" and node "B", and does not provide any assistance at the times of transitions as both of transistors M 1 and M 2 will be in "on" state. Speed performance is low; also design needs modification for zero and negative values of currents.
CIRCUIT DESCRIPTION
Here a new comparison scheme is proposed which consists of three stages: the input preamplifier, a positive feedback latch stage and an output inverter. The preamplifier stage allow the input currents to flow through it and develop corresponding voltage at input nodes which results in terms of current output by current mirroring concept. It also isolates the input of comparator from switching noise ("kickback" noise) coming from positive feedback stage.
The latch stage determines which of the input signal is larger by positive feedback action. It is also called as "decision making stage". The inverter stage amplifies the information provided by decision stage and outputs a CMOS compatible voltage signal (0 or V DD ). As I in increases, V A increases and thus reduces the drain current (I 1 ). This decrease in I 1 will reduce current through M 7 and so the voltage at node "C" (V C ). This change will affect the current through M 9 and as I 2 is constant, current through M 10 will increase. As drain current of M 10 is increasing, (V gs ) of M 10 will increase and so voltage at node "D" (V D ), positive feedback action gives produce more reduction in drain current of M 7 and hence in V C . Variations at node "C" are applied to inverter circuitry which results in CMOS compatible rail to rail output voltage.
The circuit uses positive feedback from the cross-gate connection of M 8 and M 9 to increase the gain of latch circuitry (As circuit is symmetric g m7 = g m10 & g m8 = g m9 ). But if g m 's of all the latch transistors are not equal, will lead circuit to show hysteresis property. This we can easily analyze by small signal analysis of latch circuitry. The expressions for node voltage "A" and "B" are as (where g m7 = g m10 & g m8 = g m9 ): 
Here we have expressions for V A and V B in large and small signal analysis, and can see that in positive feedback configuration (g m7 < g m9 ) circuit will show hysteresis. From the discussion above we can see that for proposed design: 
Here both the equations show that proposed circuit will produce hysteresis in output voltage with respect to applied input currents and hysteresis produced depends on drain current of M 2 (I D2 ). The exact calculation of hysteresis generated is explained in next section.
CALCULATION OF HYSTERESIS
As we are using positive feedback latch circuit, at the time transitions one of the cross coupled transistor will go in triode region and so the amount of hysteresis introduced will also depend on the drain voltages of M 8 and M 9 (V C and V D respectively).
When current changes from "low" to "high" values at the time of switching transistor "M 8 " will be in triode keeping all other transistors in saturation. So the ratio of drain currents of M 5 and M 6 can be given by: Same can be done for reversed case; when current changes from "high" to "low" values, this time transistor "M 9 " will go in triode region and input signal current at the time of switching can be given by (I t2 ): Equations derived above can be implemented graphically in hysteresis curve as: Keeping equations (A) and (B) in mind; we see that when all the transistors are in saturation, amount of hysteresis produced depends on the Ration of "Kn's". If we set this ratio near to 1; so that
term approximately get cancelled with "I D1 ", and thus amount of hysteresis introduced can nearly be set to zero. This we can understand in other way around that if we design this circuit in such a way that gm's of all the latch transistors be nearly equal (
) hysteresis produced can be reduced to "zero". As we have already discussed that hysteresis introduced directly relates with depth of positive feedback (difference of g m 's), then this will be the condition when circuit will have a slight positive feedback and so very less hysteresis. Under such stipulations circuit can also be used as a simple current comparator.
SIMULATION RESULTS
For simulation, standard BSIM 0.18µm CMOS technology parameters have been used with 3V power supply. Proposed circuit was designed optimally for speed, power, accuracy and hysteresis.
Comparator with hysteresis:
The design proposed produces hysteresis in output voltage with respect to the change in direction of input current. DC transfer characteristics observed with increasing and decreasing values of input currents are shown in Fig. 6 & 7 respectively. Here in figures, we see that switching of output occurs at 0.72µA (Fig. 6 ) and -0.65µA (Fig. 7) depending on the direction of change in current. So total amount of hysteresis produced:
Circuit produces average propagation delay of 0.2ns and 4.8ns for +/-100µA and +/-1µA input square-wave current pulses respectively, at the DC power consumption of 1.8mW. Transistor dimensions used are as: Here, we see that for this design switching of output doesn't much affected by the direction of change in current as the transition points are at 9nA (Fig. 8 ) and -9nA ( Fig. 9 ) with rising and falling values of input current, respectively. This is just because of very less positive feedback. Total amount of hysteresis produced: nA nA nA I hy 18 9 9 = + − = Circuit produces average propagation delay of 0.2ns and 1.6ns for +/-100µA and +/-1µA input square-wave current pulses respectively, at the DC power consumption of 2.3mW. Transistor dimensions used are as: To compare the performance of proposed comparator (without hysteresis case) with existing low power comparators i.e. Traff's [7] , R. Del's [10] , L. Chen's [14] and V. Kasemsuwan's [15] , LTSPICE simulations of all comparators are performed using standard BSIM 0.18µm CMOS technology parameters with 3V power supply. 
CONCLUSION
A new current mode comparator with hysteresis is presented. Design have novel structure and able to achieve crucial parameter of hysteresis control. It is having analogous functionality and far better performance over the existing one in terms of speed and hysteresis control.
The same design can be extended to a simple current comparator, which compares input signal and reference currents with high accuracy (less then 50nA), high speed and comparable power consumption with all existing low power comparators.
